A new puzzle challenges participants to reverse engineer a chip layout without additional information about its function. Modern chips are initially created from code using hardware description languages like Verilog, which are then synthesized into a netlist.